

Application No.: 09/876,160

Docket No.: 20402-00625-US

REMARKS

The Office Action and prior art cited have been considered. Claims 1-7 have been amended and claims 8-13 have been added, so that claims 1-13 are now pending in this application.

Claims 1 has been amended and 8 has been added to clarify that the microphone has a shielding member placed to surround the movable electrode, the fixed electrode, the first amplification circuit, and the second amplification circuit.

Claim 11 has been added to clarify that: (i) the microphone has a shielding member placed to surround the movable electrode, the fixed electrode, the first amplification circuit, and the second amplification circuit and (ii) a second amplification circuit is formed to have an FET (field effect transistor) with a grounded gate to form a gate-common transistor circuit.

Claims 1 and 2 have been rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 4,491,697 to Tanaka et al. (hereinafter referred to Tanaka). Claims 1, 3, 4, 5, 6, and 7 have been rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,104,818 to Korner.

Tanaka et al. (U.S. Patent No. 4,491,697) and Korner (U.S. Patent No. 6,104,818) both disclose condenser microphones, but they failed to teach countermeasures against RF noise.

In contrast, Applicant's invention is directed to suppressing noise outputs caused by an RF signal attributable to radiation or signal transmission from external sources (refer to the specification, page 2, lines 30-34 for instance). In order to realize such an object, it is necessary at the minimum to have:

- (1) the shielding member (i.e., the metal casing 13; refer to Figs. 2A and 2B and the specification, page 4, lines 5-6) placed to surround the movable electrode, the fixed electrode, the first amplification circuit, and the second amplification circuit; and

Application No.: 09/876,160

Docket No.: 20402-00625-US

- (2) a combination of the first amplification circuit for buffer-amplification and the second amplification circuit cascaded to the first one to have an impedance conversion performance (refer to the specification, page 7, lines 16-32). Preferably, as recited in claim 11, the second amplification circuit has an FET (field effect transistor) with a grounded gate to form a gate-common transistor circuit. This FET is particularly effective for the impedance conversion when combined with the buffer-amplification circuit.


Therefore, it is clear that the configurations of Applicant's amended claims are not anticipated by Tanaka et al. nor Korner.

In view of the above amendment, applicant believes the pending application is in condition for allowance.

Applicant believes no fee is due with this response. However, if a fee is due, please charge our Deposit Account No. 22-0185, under Order No. 20402-00625-US from which the undersigned is authorized to draw.

Dated: July 13, 2004

Respectfully submitted,

By 
Morris Liss

Registration No. 24,510
CONNOLLY BOVE LODGE & HUTZ LLP
1990 M Street, N.W., Suite 800
Washington, DC 20036-3425
(202) 331-7111
(202) 293-6229 (Fax)
Attorney for Applicant